MAX3679A
_______________________________________________________________________________________ 9
+3.3V, Low-Jitter Crystal to LVPECL
Clock Generator
Interfacing with LVPECL Outputs
The equivalent LVPECL output circuit is given in Figure 8.
These outputs are designed to drive a pair of 50Ω trans-
mission lines terminated with 50Ω to V
TT
=V
CC
- 2V. If a
separate termination voltage (V
TT
) is not available, other
termination methods can be used such as shown in
Figures 5 and 6. Unused outputs should be disabled and
can be left open. For more information on LVPECL termi-
nations and how to interface with other logic families,
refer to Application Note 291:
HFAN-01.0: Introduction to
LVDS, PECL, and CML
.
Interface Models
Figures 7, 8, and 9 show examples of interface models.
NOTE: AC-COUPLING IS OPTIONAL.
Kommentare zu diesen Handbüchern