
TCM8230MD (A) Ver. 1.20
04/01/05 11/27
ADDRESS fast last
DEC BIN HEX
BIT7(MSB)BIT6BIT5BIT4BIT3BIT2BIT1BIT0(LSB)B7B6B5B4 B3B2B1B0 HEX
64
0100000
0
40
LI1POL
0:
1:
CS1POL
0:
1:
LI3POL
0:
1:
CS3POL
0:
1:
DINCKSW
0:
1:
0000 00
00
00
65 0100000
41
JAMP
0:
1:
0000 0000
00
66 0100001
42 0
0000000
00
67 0100001
43 0
0000000
00
68 0100010
44 0
0010101
15
69 0100010
45 0
0011111
1F
70 0100011
46
0000 0000
00
71 0100011
47
0100 0100
44
72 0100100
48
0100 0100
44
73 0100100
49
0
01
00000
20
74 0100101
4A
0100 0101
45
75 0100101
4B
0110 0110
66
76 0100110
4C
0011 0000
30
77 0100110
4D
HDTCSW
0:
1:
VDTCSW
0:
1:
1
1100000
E0
78 0100111
4E
HDTPSW
0:
1:
VDTPSW
0:
1:
0
0100000
20
79 0100111
4F
LI12POL
0:
1:
CS12POL
0:
1:
DTLLIMSW
0:
1:
0
0001001
09
80 0101000
50
YLCUTLMS
K
0:
1:
0
0000111
07
81 0101000
51
YLCUTHM
SK
0:
1:
0
0101111
2F
82 0101001
52 0
0000010
02
83 0101001
53 0
0000000
00
84 0101010
54 001
01011
2B
85 0101010
55 01
100000
60
86 0101011
56
LE
0:
WBDIVCLP
0:
1:
WBNOLJS
C
0:
1:
WB2IM1
0:
1:
01
000000
40
87 0101011
57 0000
0110
06
88 0101100
58
ALLAREA
0:
1:
WBLOCK
0:
1:
0
0
100
0
10
22
89 0101100
59
KIZUSW
0:OFF
1:ON
PBRDSW
0010 0
0
11
23
90 0101101
5A
0000 1000
08
91 0101101
5B
0000 0100
04
92 0101110
5C
0
0001
000
08
93 0101110
5D 00
001000
08
94 0101111
5E 000010
00
08
default
PRERG
[5:0]
MSKGB
[6:0]
MSKRB
[6:0]
MSKBR
[6:0]
MSKGR
[6:0]
WBDIVSC
[2:0]
MSKBG
[6:0]
DTCYLV
[5:0]
DTCGAIN
[5:0]
MSKRG
[6:0]
WB2SP
[3:0]
YLCUTL
[5:0]
YLCUTH
[5:0]
JAMG
[6:0]
PREBG
[5:0]
PREGRG
[5:0]
PREGBG
[5:0]
PBC2LV
[7:0]
PBC3LV
[7:0]
PBC4LV
[7:0]
PBC1LV
[7:0]
PBDLV
[7:0]
ABCSW
[1:0]
WBGMIN
[7:0]
WBGMAX
[7:0]
WBNOLJ
[1:0]
DTLYLIM
[3:0]
WBSPDUP
[1:0]
UVLJ
[6:0]
UVSKNC
[6:0]
The registers of gray mesh (unassigned registers) are not defined. Input data of the registers of gray mesh
must input “0”. The registers of testmode must input default data.
Kommentare zu diesen Handbüchern