
DS2761
3 of 24
Figure 1. BLOCK DIAGRAM
1-WIRE
INTERFACE
AND
ADDRESS
THERMAL
SENSE
MUX
VOLTAGE
REFERENCE
ADC
REGISTERS AND
USER MEMOR
25mW
DQ
CHIP GROUND
+
-
LOCKABLE EEPROM
SRAM
TEMPERATURE
VOLTAGE
CURRENT
ACCUM. CURRENT
STATUS / CONTROL
LI-ION PROTECTION
V
IN
IS1
IS2
SNS
IS2 IS1
V
CC
DC
PLS
PS
PIO
TIMEBASE
INTERNAL SENSE RESISTOR CONFIGURATION ONLY
I
TST
I
TST
I
RC
V
DD
V
SS
PLS
TEST CURRENT AND RECOVERY CHARGE DETAIL
Kommentare zu diesen Handbüchern