• User supplies one byte of SCLK, then drives CS
high to relieve processor load while the ADC
converts
• After SSTRB transitions high, the user supplies
two bytes of SCLK and reads data at DOUT
External Clock Mode (Mode 0)
The MAX1300/MAX1301’s fastest maximum throughput
rate is achieved operating in external clock mode.
SCLK controls both the acquisition and conversion of
the analog signal, facilitating precise control over when
the analog signal is captured. The analog input sam-
pling instant is at the falling edge of the 14th SCLK
(Figure 2).
Since SCLK drives the conversion in external clock
mode, the SCLK frequency should remain constant
while the conversion is clocked. The minimum SCLK
frequency prevents droop in the internal sampling
capacitor voltages during conversion.
SSTRB remains low in the external clock mode, and as a
result may be left unconnected if the MAX1300/
MAX1301 will always be used in the external clock mode.
MAX1300/MAX1301
8-/4-Channel, ±12V Multirange Inputs,
Serial 16-Bit ADCs
______________________________________________________________________________________ 23
BIT NAME DESCRIPTION
7 START Start Bit. The first logic 1 after CS goes low defines the beginning of the mode-control byte.
6M2
5M1
4M0
Mode-Control Bits. M[2:0] select the mode of operation as shown in Table 8.
31Bit 3 must be a logic 1 for the mode-control byte.
20Bit 2 must be a logic 0 for the mode-control byte.
10Bit 1 must be a logic 0 for the mode-control byte.
00Bit 0 must be a logic 0 for the mode-control byte.
Kommentare zu diesen Handbüchern