Rainbow-electronics W27L520 Bedienungsanleitung

Stöbern Sie online oder laden Sie Bedienungsanleitung nach Lager Rainbow-electronics W27L520 herunter. Rainbow Electronics W27L520 User Manual Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 16
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 0
Preliminary W27L520
64K ×× 8 ELECTRICALLY ERASABLE EPROM
Publication Release Date: 4/26/2000
- 1 - Revision A2
GENERAL DESCRIPTION
The W27L520 is a high speed, low power Electrically Erasable and Programmable Read Only
Memory organized as 65,536 × 8 bits. It includes latches for the lower 8 address lines to multiplex
with the 8 data lines. To cooperate with the MCU, this device could save the external TTL
component, also cost and space. It requires only one supply in the range of 3.0V in normal read
mode. The W27L520 provides an electrical chip erase function. It will be a great convenient when you
need to change/update the contents in the device.
FEATURES
High speed access time: 70/90 nS (max.)
Read operating current: 8 mA (max.)
Erase/Programming operating current
30 mA (max.)
Standby current: 20 µA (max.)
Unregulated battery power supply range,
3.0V to 3.6V
+13V erase and programming voltage
High Reliability CMOS Technology
- 2K V ESD Protection
- 200 mA Latchup Immunity
Fully static operation
All inputs and outputs directly LVTTL/CMOS
compatible
Three-state outputs
Available packages: 20-pin TSSOP and 20-pin
SOP
PIN CONFIGURATIONS
1
2
3
4
5
6
7
8
18
19
20
13
14
15
16
17
11
12
9
10
AD2
AD0
AD7
GND
AD6
AD4
AD1
AD3
AD5
A9
A11
A13
A15
OE/VPP
ALE
A14
A12
V
DD
TSSOP
Top View
A10
A8
18
19
20
1
2
3
4
5
6
7
8
13
14
15
17
11
12
9
10
AD5
AD0
A10
A8
AD1
AD3
ALE
A14
A12
GND
AD6
AD4
AD2
A11
A13
A15
SOP
Top View
A9
OE/VPP
VDD
AD7
16
BLOCK DIAGRAM
ALE
OE / V
CONTROL
GND
V
DD
PP
AD7 - AD0
OUTPUT
BUFFER
DECODER
L
A
T
C
H
E
S
A15 - A8
MEMORY
ARRAY
PIN DESCRIPTION
SYMBOL DESCRIPTION
AD0AD7
Address/Data Inputs/Outputs
A8A15
Address Inputs
ALE Address Latch Enable
OE
/VPP
Output Enable, Program/Erase
Supply Voltage
VDD Power Supply
GND Ground
Seitenansicht 0
1 2 3 4 5 6 ... 15 16

Inhaltsverzeichnis

Seite 1 - Preliminary W27L520

Preliminary W27L52064K ×× 8 ELECTRICALLY ERASABLE EPROMPublication Release Date: 4/26/2000- 1 - Revision A2GENERAL DESCRIPTIONThe W27L520 is a high sp

Seite 2

Preliminary W27L520- 10 -SMART PROGRAMMING ALGORITHM 1StartAddress = First LocationOE/Vpp = 13VProgram One 50 S PulseLast Address ?Address = First L

Seite 3

Preliminary W27L520Publication Release Date: 4/26/2000- 11 - Revision A2SMART PROGRAMMING ALGORITHM 2StartAddress = First LocationProgram One 50 S P

Seite 4

Preliminary W27L520- 12 -SMART ERASE ALGORITHM 1StartOE/Vpp = 13VLastAddress?OE/Vpp = VCompareAll Bytes toFFs (HEX)PassDeviceIncrementAddressNoFailFai

Seite 5

Preliminary W27L520Publication Release Date: 4/26/2000- 13 - Revision A2SMART ERASE ALGORITHM 2StartOE/Vpp = 13VLastAddress?OE/Vpp = VCompareAll Bytes

Seite 6

Preliminary W27L520- 14 -ORDERING INFORMATIONPART NO. ACCESSTIME(nS)OPERATINGCURRENTMAX. (mA)STANDBYCURRENTMAX. (µµA)PACKAGEW27L520W-70* 70 8 20 173mi

Seite 7

Preliminary W27L520Publication Release Date: 4/26/2000- 15 - Revision A2PACKAGE DIMENSIONS20-pin TSSOPDimension in mmDimension in InchesMin. Nom. Max.

Seite 8

Preliminary W27L520- 16 -VERSION HISTORYVERSION DATE PAGE DESCRIPTIONA1 Sep. 1999 - Initial IssuedA2 Feb. 2000 3, 4, 9, 11 Specify VDD, VID, VCE, and

Seite 9

Preliminary W27L520- 2 -FUNCTIONAL DESCRIPTIONRead ModeUnlike conventional UVEPROMs, which has CE and OE two control functions, the W27L520 has oneOE/

Seite 10

Preliminary W27L520Publication Release Date: 4/26/2000- 3 - Revision A2An EPROM's power switching characteristics require careful device decoupli

Seite 11

Preliminary W27L520- 4 -DC CHARACTERISTICSAbsolute Maximum RatingsPARAMETER RATING UNITAmbient Temperature with Power Applied -55 to +125°CStorage Tem

Seite 12

Preliminary W27L520Publication Release Date: 4/26/2000- 5 - Revision A2AC CHARACTERISTICSAC Test ConditionsPARAMETER CONDITIONSInput Pulse Levels 0V/3

Seite 13

Preliminary W27L520- 6 -READ OPERATION DC CHARACTERISTICS(VDD = 3.0V to 3.6V, TA = 0 to 70° C)PARAMETER SYM. CONDITIONS LIMITS UNITMIN. TYP. MAX.Inpu

Seite 14

Preliminary W27L520Publication Release Date: 4/26/2000- 7 - Revision A2DC PROGRAMMING CHARACTERISTICS(VDD = 6.5V ±0.25V, TA = 25° C ±5° C)PARAMETER SY

Seite 15

Preliminary W27L520- 8 -TIMING WAVEFORMSAC Read WaveformOE/VppAD0-AD7High ZTOETOHTDFVIHVILA8-A15ALEAddress ValidTCEVILVIHVIHVILAddress Data TALETACCTA

Seite 16

Preliminary W27L520Publication Release Date: 4/26/2000- 9 - Revision A2Timing Waveforms, continuedErase Waveform 1OE/Vpp13.0VTPRTVIHVILALEVIHVILAddres

Kommentare zu diesen Handbüchern

Keine Kommentare