
32
11050A–PMAAC–07-Apr-10
AT73C246
When RUN state is reached from the POWERDOWN state, the power supplies are sequentially
started-up according to the Figure 11-5
Figure 11-5. AT73C246 - POWERDOWN to RUN state Supplies Start-Up timing diagram..
Table 11-4. POWERDOWN to RUN state timing table
Symbol Parameter Comments Min Typ Max Units
T
ON_SYS
POWER-ON Event Detection Time 1.7 1.8 1.9 ms
T
ON_VDD0
VDD0 Start-up Time 5 5.3 5.6 ms
T
ON_VDD1
VDD1 Start-up Time 5 5.3 5.6 ms
T
ON_VDD2
VDD2 Start-up Time 5.2 5.5 5.8 ms
T
ON_VDD3
VDD3 Start-up Time 5.2 5.5 5.8 ms
T
RESET
All Regulators ON To RSTB High 30.4 32 33.6 ms
POWERDOWN
STATE
SUPPLIES START UP
T
ON_SYS
RUN STATE
VDD3 (3.3V)
T
ON_VDD3
VDD0 (1.85V)
T
ON_VDD0
VDD1 (1.2V)
TON_VDD1
VDD2 (1V)
3.3V
1.85V
1.2V
1V
T
ON_VDD2
RSTB
VPAD LEVEL
T
RESET
PWREN
EVENT
SEQUENCE A SEQUENCE B
POWERDOWN
STATE
SUPPLIES START UP
T
ON_SYS
RUN STATE
VDD2 (1V)
T
ON_VDD2
VDD0 (1.85V)
T
ON_VDD0
VDD1 (1.2V)
TON_VDD1
VDD3 (3.3V)
1V
1.85V
1.2V
3.3V
TON_VDD3
RSTB
VPAD LEVEL
T
RESET
PWREN
EVENT
Kommentare zu diesen Handbüchern