Rainbow-electronics MAX5157 Bedienungsanleitung Seite 3

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 16
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 2
MAX5156/MAX5157
Low-Power, Dual, 12-Bit Voltage-Output DACs
with Configurable Outputs
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS—MAX5156 (continued)
(V
DD
= +5V ±10%, V
REFA
= V
REFB
= 2.5V, R
L
= 10k, C
L
= 100pF, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at
T
A
= +25°C, output buffer connected in unity-gain configuration (Figure 9).)
Note 1: Accuracy is specified from code 10 to code 4095.
Note 2: Accuracy is better than 1LSB for V
OUT
greater than 6mV and less than V
DD
- 50mV. Guaranteed by PSRR test at the end points.
Note 3: Digital inputs are set to either V
DD
or DGND, code = 0000 hex, R
L
= .
Note 4: SCLK minimum clock period includes rise and fall times.
CS = V
DD
, f
DIN
= 100kHz, V
SCLK
= 5Vp-p
I
SOURCE
= 2mA
Rail-to-rail (Note 2)
To 1/2LSB of full-scale, V
STEP
= 2.5V
I
SINK
= 2mA
CONDITIONS
nV-s5Digital Crosstalk
nV-s5Digital Feedthrough
µs25Time Required to Exit Shutdown
µA0 ±0.1I
FB
Current into FBA or FBB
VV
DD
- 0.5V
OH
Output High Voltage
V0 to V
DD
Output Voltage Swing
µs15Output Settling Time
V0.13 0.40V
OL
Output Low Voltage
V/µs0.75SRVoltage Output Slew Rate
UNITSMIN TYP MAXSYMBOLPARAMETER
(Note 4)
(Note 3)
(Note 3)
ns40t
CL
SCLK Pulse Width Low
ns40t
CH
SCLK Pulse Width High
ns100t
CP
SCLK Clock Period
µA0 ±1Reference Current in Shutdown
µA2 10I
DD(SHDN)
Power-Supply Current in
Shutdown
mA0.5 0.65I
DD
Power-Supply Current
V4.5 5.5V
DD
Positive Supply Voltage
ns40t
DS
DIN Setup Time
ns0t
CHS
SCLK Rise to CS Rise Hold Time
ns40t
CSS
CS Fall to SCLK Rise Setup Time
C
LOAD
= 200pF
C
LOAD
= 200pF
ns80t
DO2
SCLK Fall to DOUT Valid
Propagation Delay
ns80t
DO1
SCLK Rise to DOUT Valid
Propagation Delay
ns0t
DH
DIN Hold Time
ns100t
CSW
CS Pulse Width High
ns40t
CS1
CS Rise to SCLK Rise Hold
ns10t
CS0
SCLK Rise to CS Fall Delay
DIGITAL OUTPUTS (DOUT, UPO)
DYNAMIC PERFORMANCE
POWER SUPPLIES
TIMING CHARACTERISTICS
Seitenansicht 2
1 2 3 4 5 6 7 8 ... 15 16

Kommentare zu diesen Handbüchern

Keine Kommentare