
2/4
Voltage detectors
BD45XXXG
BD46XXXG
Absolute Maximum Ratings (Ta=25˚C)
Power dissipation:SSOP5
Operating temperature range
ER pin input voltage
Parameter
Symbol Unit
Pd
Topr
V
V
mW
Storage temperature range
Tstg
Limits
– 40 ~ + 105
– 55 ~ + 125
540
VCT
GND – 0.3 ~ + 10
VOUT
GND – 0.3 ~ VDD + 0.3
GND – 0.3 ~ VDD + 0.3
˚C
˚C
VDD – GND
– 0.3 ~ + 10
V
∗1
Electrical characteristics (Unless otherwise noted; Ta=
-
25˚C ~ +105˚C)
VDETX0.03
—
—
—
—
VDETX0.05
0.80
0.80
0.85
—
VDETX0.08
2.40
— 0.70 2.10 VDET=2.3~3.1V
— 0.75 2.25
VDET=3.2~4.2V
VDET=4.3~4.8V
VDET=3.2~4.2V
VDET=4.3~4.8V
— 0.75 VDET=2.3~3.1V2.25
2.40
2.55
0.1
µA
µA
µA
Icc1
Icc2
Ilaek
%∆VDET
RL=470KΩ, VDD=L→H→L
Ta=
-
40˚C ~ +105˚C
∗1
∗1
∗1
∗1
∗1
∗1
∗1
VDET/∆T — ±100 ±360 ppm/˚C
VDD=VDET–0.2V
RL=100kΩ
CL=100pF
VDD=VDET+2V
0.95 — — VVOPL RL=470kΩ, VOL≥0.4V
VDD=VDS=10V
1.0 2.2
—
1.2 2.7 —
mA
IOH
VDS=0.5V, VDD=4.8V
VDET=2.3~4.2V
VDS=0.5V, VDD=6.0V VDET=4.3~4.8V
2.0 5 —
mAIOL
0.4 1.2 — VDS=0.5V, VDD=1.2V
VDS=0.5V, VDD=2.4V (VDET≥2.7V)
— — 0.8VEL
∗1
2.0 — —
VEH
180 200 220
90 100 110
V
V
V
— 1 10IER
VER=2.0V
µA
tPLH
45 50 55
BD45XX2G, BD46XX2G
BD45XX1G, BD46XX1G
BD45XX5G, BD46XX5G
Symbol Min. Max. Unit ConditionsTyp.
Parameter
Output
voltage
Power supply voltage
∗1 Derating: 5.4mW/˚C for operation above Ta=25˚C.(Mounted on a 70.0mmX70.0mmX16mm glass epoxy PCB.)
Circuit current when ON
Circuit current when OFF
Output leak current
ER pin "H" voltage
ER pin "L" voltage
ER pin input current
"H" transmission
delay time
Hysteresis voltage
Detection voltage
temperature coefficient
Min. operating voltage
"H" output current
"L" output current
∗1 This value is guranteed at Ta=25˚C.
Note) RL is not necessary for CMOS output type.
Note) Please refer to the detection voltage of Line-up table.
Characteristic diagram and Measurement circuit
5V
VDET±0.5V
RL=100kΩ
100pF
VDD
VOUTER
GND
100pF
5V
VDET±0.5V
RL=100kΩ
VDD
VOUT
GND
ER
Ta (°C)
tPLH (msec)
250
200
150
100
50
0
-
60
-
40
-
20 20 40 60 80 100 120
0
(BD4x28xG tPLH)
BD45282G
BD45281G
BD45285G
Ta (°C)
tPLH [µsec]
50
40
30
20
10
0
-
60
-
40
-
20 20 40 60 80 100 120
0
(BD4x28x tPLH)
Output delay time "L → H"
Output delay time "H → L"
Nch open drain output
CMOS output
Kommentare zu diesen Handbüchern