Rainbow-electronics DS14287 Bedienungsanleitung

Stöbern Sie online oder laden Sie Bedienungsanleitung nach Computerhardware Rainbow-electronics DS14287 herunter. Rainbow Electronics DS14287 User Manual Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 25
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 0
1 of 25 080400
FEATURES
Direct replacement for IBM AT computer
clock/calendar
Functionally compatible with the
DS1285/DS1287
Available as chip (DS14285, DS14285S, or
DS14285Q) or stand-alone module with
embedded lithium battery and crystal
(DS14287)
Automatic backup supply and write
protection to make external SRAM
nonvolatile
Counts seconds, minutes, hours, days, day of
the week, date, month, and year with leap
year compensation valid up to 2100
Binary or BCD representation of time,
calendar, and alarm
12- or 24-hour clock with AM and PM in
12-hour mode
Daylight Savings Time option
Multiplex bus for pin efficiency
Interfaced with software as 128 RAM
locations
14 bytes of clock and control registers
114 bytes of general purpose RAM
Programmable square wave output signal
Bus-compatible interrupt signals (
IRQ )
Three interrupts are separately software-
maskable and testable
Time-of-day alarm once/second to
once/day
Periodic rates from 122 µs to 500 ms
End of clock update cycle
Optional industrial temperature version
available DS14285 DIP, SOIC, and PLCC
PIN ASSIGNMENT
DS14285/DS14287
Real Time Clock with NV RAM Control
www.dalsemi.com
DS14285 24-Pin DIP
DS14285S 24-Pin SOIC
23
X2
AD1
AD3
AD4
AD5
AD6
AD7
GND
V
CC
CEI
V
BAT
IRQ
RESET
DS
GND
R/W
A
S
CS
1
2
3
4
5
6
7
8
9
10
11
12
24
22
21
20
19
18
17
16
15
14
13
X1
AD0
AD2
SQW
CEO
DS14285Q 28-Pin PLCC
AD0
AD1
AD2
AD3
AD4
AD5
CEI
V
BAT
IRQ
RESET
DS
GND
NC
R/W
X2
X1
MOT
VCCO
VCC
SQW
CE0
AD6
NC
AD7
GND
CS
AS
NC
25
24
23
22
21
20
19
5
6
7
8
9
10
11
4 3 2 1 28 27 26
12 13 14 15 16 17 18
23
NC
AD1
AD3
AD4
AD5
AD6
AD7
GND
V
CC
SQ
W
CEO
CEI
NC
IRQ
RESET
DS
NC
R/W
A
S
CS
1
2
3
4
5
6
7
8
9
10
11
12
24
22
21
20
19
18
17
16
15
14
13
NC
AD0
AD2
V
CCO
DS14287 24-Pin
Encapsulated Package
V
CCO
Seitenansicht 0
1 2 3 4 5 6 ... 24 25

Inhaltsverzeichnis

Seite 1 - DS14285/DS14287

1 of 25 080400FEATURES Direct replacement for IBM AT computerclock/calendar Functionally compatible with theDS1285/DS1287 Available as chip (DS1

Seite 2 - DESCRIPTION

DS14285/DS1428710 of 25CONTROL REGISTERSThe DS14285/DS14287 has four control registers which are accessible at all times, even during theupdate cycle.

Seite 3 - SIGNAL DESCRIPTIONS

DS14285/DS1428711 of 25REGISTER BMSB

Seite 4

DS14285/DS1428712 of 25REGISTER CMSB LSBBIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0IRQF PF AF UF 0 0 0 0IRQF - The Interrupt Request Flag (IRQF) b

Seite 5 - DS14285 Only

DS14285/DS1428713 of 25NONVOLATILE RAMThe 114 general purpose nonvolatile RAM bytes are not dedicated to any special function within theDS14285/DS1428

Seite 6

DS14285/DS1428714 of 25that bits which are set remain stable throughout the read cycle. All bits which are set (high) are clearedwhen read and new int

Seite 7

DS14285/DS1428715 of 25PERIODIC INTERRUPT RATE ANDSQUARE WAVE OUTPUT FREQUENCY Table 2SELECT BITS REGISTER ARS3 RS2 RS1 RS0tPI PERIODICINTERRUPT RATE

Seite 8 - RTC ADDRESS MAP

DS14285/DS1428716 of 25UPDATE-ENDED AND PERIODIC INTERRUPT RELATIONSHIP Figure 4

Seite 9

DS14285/DS1428717 of 25ABSOLUTE MAXIMUM RATINGS*Voltage on Any Pin Relative to Ground -0.5V to +7.0VStorage Temperature -40°C to +85°CSoldering Tempe

Seite 10 - REGISTER A

DS14285/DS1428718 of 25AC ELECTRICAL CHARACTERISTICS Over the operating rangePARAMETER SYMBOL MIN TYP MAX UNITS NOTESCycle tCYC225 DC nsPulse Width, D

Seite 11 - REGISTER B

DS14285/DS1428719 of 25DS14285 BUS TIMING FOR MOTOROLA INTERFACEDS14285/DS14287 BUS TIMING FOR INTEL INTERFACE WRITE CYCLE

Seite 12 - REGISTER D

DS14285/DS142872 of 25ORDERING INFORMATIONDS14285 RTC Chip; 24-pin DIPDS14285N RTC Chip; 24-pin DIP; Industrial Temp RangeDS14285S RTC Chip; 24-pin

Seite 13 - INTERRUPTS

DS14285/DS1428720 of 25DS14285/DS14287 BUS TIMING FOR INTEL INTERFACE READ CYCLEDS14285/DS14287 IRQ RELEASE DELAY TIMING

Seite 14 - PERIODIC INTERRUPT SELECTION

DS14285/DS1428721 of 25POWER-DOWN/POWER-UP TIMINGPOWER-DOWN/POWER-UP TIMINGPARAMETER SYMBOL MIN TYP MAX UNITS NOTESCS at VIH before Power-DowntPD0µsV

Seite 15 - UPDATE CYCLE

DS14285/DS1428722 of 25NOTES:1. All voltages are referenced to ground.2. All outputs are open.3. The MOT pin has an internal pull-down of 20 kΩ.4.

Seite 16 - 16 of 25

DS14285/DS1428723 of 25DS14285 24-PIN DIPPKG 24-PINDIM MIN MAXA IN.MM1.24531.621.27032.25B IN.MM0.53013.460.55013.97C IN.MM0.1403.560.1604.06D IN.

Seite 17 - CEI to CEO Impedance

DS14285/DS1428724 of 25DS14285Q 28-PIN PLCCPKG 28-PINDIM MIN MAXA0.165 0.180A10.090 0.120A20.020 -B0.026 0.033B10.013 0.021C0.009 0.012D0.485 0.495D10

Seite 18 - OUTPUT LOAD Figure 5

DS14285/DS1428725 of 25DS14287 REAL-TIME CLOCK PLUS RAMPKG 24-PINDIM MIN MAXA IN.MM1.32033.531.33533.91B IN.MM0.72018.290.74018.80C IN.MM0.3458.760

Seite 19 - 19 of 25

DS14285/DS142873 of 25For the DS14287 the internal lithium cell is electrically isolated from the clock and memory whenshipped from the factory. This

Seite 20 - 20 of 25

DS14285/DS142874 of 25R/ W (Read/Write Input) - The R/ W pin also has two modes of operation. When the MOT pin isconnected to VCC for Motorola timin

Seite 21 - = 25°C)

DS14285/DS142875 of 25In a typical application RESET can be connected to VCC. This connection will allow the DS14287 to go inand out of power fail w

Seite 22 - 22 of 25

DS14285/DS142876 of 25DS14285/DS14287 BLOCK DIAGRAM Figure 1

Seite 23 - DS14285 24-PIN SOIC

DS14285/DS142877 of 25POWER-DOWN/POWER-UP CONSIDERATIONSThe real time clock function will continue to operate and all of the RAM, time, calendar, and

Seite 24 - DS14285Q 28-PIN PLCC

DS14285/DS142878 of 25RTC ADDRESS MAPThe address map of the DS14285/DS14287 is shown in Figure 2. The address map consists of 114 bytesof user RAM, 10

Seite 25 - 25 of 25

DS14285/DS142879 of 25and alarm bytes are always accessible because they are double buffered. Once per second the 10 bytes areadvanced by 1 second and

Kommentare zu diesen Handbüchern

Keine Kommentare