MAX9217
27-Bit, 3MHz-to-35MHz
DC-Balanced LVDS Serializer
12 ______________________________________________________________________________________
Phase-Modulation Setting MOD[1:0]
The serial output edges can be phase shifted (modulated)
to reduce EMI. Table 4 shows the available settings for
phase modulation. Two shift amplitudes are available. The
parallel clock frequency should be 10MHz or higher for
the highest amplitude (MOD1 = 1, MOD0 = 0).
Termination
The MAX9217 has an integrated 100Ω output-termina-
tion resistor. This resistor damps reflections from
induced noise and mismatches between the transmis-
sion line impedance and termination resistors at the
deserializer input. With PWRDWN = low or with the sup-
ply off, the output termination is switched out and the
LVDS output is high impedance.
Common-Mode Filter
The integrated 100Ω output termination is made up of
two 50Ω resistors in series. The junction of the resistors
is connected to the CMF pin for connecting an optional
common-mode filter capacitor. Connect the filter
capacitor to ground close to the MAX9217 as shown in
Figure 13. The capacitor shunts common-mode switch-
ing current to ground to reduce EMI.
vs. PARALLEL CLOCK FREQUENCY
Kommentare zu diesen Handbüchern