
DS1501/DS1511 Y2KC Watchdog Real-Time Clocks
10 of 20
Figure 8. Block Diagram
Figure 9. Typical Crystal Layout
CRYSTAL
X1
X2
GND
LOCAL GROUND PLANE (LAYER 2)
ST
WR
256 x 8
NV SRAM
POWER CONTROL
WRITE PROTECTION,
AND POWER-ON
RESET
16 X 8
CLOCK AND CONTROL
REGISTERS
V
BAT
V
BAT
V
BAUX
GND
S
A0–A4
DQ0–DQ7
E
E
E
X1
X2
32.768kHz CLOCK
OSCILLATOR
RQ
SQW
CLOCK ALARM AND WATCHDOG
COUNTDOWN
Dallas Semiconductor
DS1501/DS1511
Kommentare zu diesen Handbüchern